aboutsummaryrefslogtreecommitdiffhomepage
path: root/include
diff options
context:
space:
mode:
Diffstat (limited to 'include')
-rw-r--r--include/SciLexer.h14
-rw-r--r--include/Scintilla.iface16
2 files changed, 30 insertions, 0 deletions
diff --git a/include/SciLexer.h b/include/SciLexer.h
index dc75a98b6..b2539eb91 100644
--- a/include/SciLexer.h
+++ b/include/SciLexer.h
@@ -129,6 +129,7 @@
#define SCLEX_DMIS 114
#define SCLEX_REGISTRY 115
#define SCLEX_BIBTEX 116
+#define SCLEX_SREC 117
#define SCLEX_AUTOMATIC 1000
#define SCE_P_DEFAULT 0
#define SCE_P_COMMENTLINE 1
@@ -1741,6 +1742,19 @@
#define SCE_BIBTEX_PARAMETER 4
#define SCE_BIBTEX_VALUE 5
#define SCE_BIBTEX_COMMENT 6
+#define SCE_SREC_DEFAULT 0
+#define SCE_SREC_RECSTART 1
+#define SCE_SREC_RECTYPE 2
+#define SCE_SREC_BYTECOUNT 3
+#define SCE_SREC_BYTECOUNT_WRONG 4
+#define SCE_SREC_NOADDRESS 5
+#define SCE_SREC_DATAADDRESS 6
+#define SCE_SREC_RECCOUNT 7
+#define SCE_SREC_STARTADDRESS 8
+#define SCE_SREC_DATA_ODD 9
+#define SCE_SREC_DATA_EVEN 10
+#define SCE_SREC_CHECKSUM 11
+#define SCE_SREC_CHECKSUM_WRONG 12
/* --Autogenerated -- end of section automatically generated from Scintilla.iface */
#endif
diff --git a/include/Scintilla.iface b/include/Scintilla.iface
index ca54c65ee..803028022 100644
--- a/include/Scintilla.iface
+++ b/include/Scintilla.iface
@@ -2719,6 +2719,7 @@ val SCLEX_AS=113
val SCLEX_DMIS=114
val SCLEX_REGISTRY=115
val SCLEX_BIBTEX=116
+val SCLEX_SREC=117
# When a lexer specifies its language as SCLEX_AUTOMATIC it receives a
# value assigned in sequence from SCLEX_AUTOMATIC+1.
@@ -4542,6 +4543,21 @@ val SCE_BIBTEX_KEY=3
val SCE_BIBTEX_PARAMETER=4
val SCE_BIBTEX_VALUE=5
val SCE_BIBTEX_COMMENT=6
+# Lexical state for SCLEX_SREC
+lex Srec=SCLEX_SREC SCE_SREC_
+val SCE_SREC_DEFAULT=0
+val SCE_SREC_RECSTART=1
+val SCE_SREC_RECTYPE=2
+val SCE_SREC_BYTECOUNT=3
+val SCE_SREC_BYTECOUNT_WRONG=4
+val SCE_SREC_NOADDRESS=5
+val SCE_SREC_DATAADDRESS=6
+val SCE_SREC_RECCOUNT=7
+val SCE_SREC_STARTADDRESS=8
+val SCE_SREC_DATA_ODD=9
+val SCE_SREC_DATA_EVEN=10
+val SCE_SREC_CHECKSUM=11
+val SCE_SREC_CHECKSUM_WRONG=12
# Events