aboutsummaryrefslogtreecommitdiffhomepage
diff options
context:
space:
mode:
authorssteele <unknown>2004-10-25 09:10:49 +0000
committerssteele <unknown>2004-10-25 09:10:49 +0000
commitc05fa117d3701b56d2b851d9031a3ad04f1fd2fb (patch)
tree428746e66b19ff5f0fabad4c73fc5bbcd5b8390e
parentf811e582da1fcbc0b04c795b0e45299f79620058 (diff)
downloadscintilla-mirror-c05fa117d3701b56d2b851d9031a3ad04f1fd2fb.tar.gz
Added missing lexers.
-rw-r--r--vcbuild/SciLexer.dsp8
1 files changed, 8 insertions, 0 deletions
diff --git a/vcbuild/SciLexer.dsp b/vcbuild/SciLexer.dsp
index 0a88f70a2..e41464cbd 100644
--- a/vcbuild/SciLexer.dsp
+++ b/vcbuild/SciLexer.dsp
@@ -150,6 +150,10 @@ SOURCE=..\src\LexAsm.cxx
# End Source File
# Begin Source File
+SOURCE=..\src\LexAsn1.cxx
+# End Source File
+# Begin Source File
+
SOURCE=..\src\LexAU3.cxx
# End Source File
# Begin Source File
@@ -314,6 +318,10 @@ SOURCE=..\src\LexVerilog.cxx
# End Source File
# Begin Source File
+SOURCE=..\src\LexVHDL.cxx
+# End Source File
+# Begin Source File
+
SOURCE=..\src\LexYAML.cxx
# End Source File
# Begin Source File